


PRELIMINARY




# GUAM S1G4 SCHEMATIC DESIGN



MICRO-STAR INT'L CO.,LTD			
MS-168x			
Size Custom	Document Description <b>BLOCK DIAGRAM</b>		Rev 0A
Date: Tuesday, March 23, 2010		Sheet 1	of 52

# TABLE OF CONTENTS


P01 : BLOCK DIAGRAM	P32 : MXM PWR / MISC
P02 : TABLE OF CONTENTS	P33 : MXM 3.0 EDGE
P03 : POWER DELIVERY CHART	P34 : LVDS / CRT SWITCH
P04 : POWER SEQUENCE CHART	P35 : LVDS CON / BACKLIGHT
P05 : CLOCK DISTRIBUTION	P36 : CRT / LASSO CONN
P06 : MISC TABLES	P37 : EDP / DPD
P07 : BATTERY CHARGER	P38 : DPB / DPC
P08 : CPU CORE PWR	P39 : USB3.0 (1)
P09 : CPU MEM PWR	P40 : USB3.0 (2)
P10 : 1V1DUAL / 1V1 /18V /3V3 /5V	P41 : SATA CONN / DEBUG
P11 : 1V5 / 1V5DUAL	P42 : HD AUDIO CODEC
P12 : NBCORE / VLDT	P43 : HD AUDIO CONN
P13 : SYSTEM POWER	P44 : 1394 / SD READER
P14 : S1G4 HT I/F	P45 : FP / BT / CIR
P15 : S1G4 DDRIII MEMORY I/F	P46 : USB2.0 PORTS
P16 : S1G4 CTRL / DEBUG	P47 : LAN PHY (B50610)
P17 : S1G4 PWR / GND	P48 : MINI PCIE SLOT 0, 3
P18 : DDR3 SODIMMS A/B CHANNLE	P49 : MINI PCIE SLOT 1, 2
P19 : DDR3 SODIMMS DECOUPLING	P50 : X4 GPP / PCIE EXPRESS CARD
P20 : EXTERNAL CLOCK GEN	P51 : LOM (57760)
P21 : RS880M HT I/F	P52 : KBC - SMSC1100L
P22 : RS880M PCIE I/F	P53 : KBCBIOS / KBD /MOUSE
P23 : RS880M SYSTEM	P54 : CONFIG ROM / LPC ROM / TPM
P24 : RS880M SPMEM/STRAPS	P55 : RESET / FAN / LED / PWRGD
P25 : RS880M POWER	P56 : ACPI CONN
P26 : SB8X0 PCIE/PCI/CPU/LPC/CLK	P57 : DEBUG - POST LEDS
P27 : SB8X0 GPIO/USB/AZ/RGMII	P58 : DUAL RAIL ENABLE
P28 : SB8X0 SATA/IDE/HWM/SPI	P59 : DISCHARGE CIRCUIT
P29 : SB8X0 POWER / DECOUPLING	P60 : SB800 A11 PU RES
P30 : SB8X0 STRAPS	P61 : CHANGE HISTROY
P31 : PCIE SWITCH	P62 : POWER ON SEQUENCE CHART




Power on Sequence required:

SB800:  
1, +3.3VDUAL ramp before +1.1VDUAL  
2, +3.3V ramp before +1.8v  
3, +1.8v ramp before +1.1v  
4, +3.3v ramp before +1.1v  
5, +3.3VALW\_R ramping down time > 300us  
6, 50uS <= All power rails except +3.3VALW\_R <= 40mS  
7, 100uS <= +3.3VALW\_R <= 40mS


RS880:  
1, 0 <(+3.3V) - (+1.8v) < 2.1  
2, +1.8v ramp before +1.1v  
3, +1.1v ramp before VCC\_NB




## EXTERNAL CLOCK MODE



## INTERNAL CLOCK MODE



## Thermal Systems (Emergency Shutdown, Throttling, Fan Control)




Thermal disaster prevention is implemented by PROCHOT\_L and THERMTRIP\_L with hardware non-system dependant functions. Fan speed control will only be implemented by SB TSI software based implementation

## Power State / Voltage Rail Activity Summary

Global System State	Sleep State	Processor Power State	Description	RTC	ALW	DUAL	SUS	RUN
G0	S0	C0	Running	ON	ON	ON	ON	ON
G0	S0	C0	Running	P-state transitions under OS control	ON	ON	ON	ON
G0	S0	C1		Halt	ON	ON	ON	ON
G0	S0	C2		Stop grant, caches snooperable	ON	ON	ON	ON
G0	S0	C3		TBD	ON	ON	ON	ON
G0	S0	c4	Sleeping	TBD	ON	ON	ON	ON
G1	S1	OFF		Powered on suspend	ON	ON	ON	ON
G1	S3	OFF		Suspend to RAM	ON	ON	ON	OFF
G2	S4	OFF		Suspend to disk	ON	ON	OFF	OFF
G2	S5	OFF	Soft-off	ON	ON	ON	OFF	OFF
G2/G3	S5 LOW	OFF	Battery IN	ON	ON	ON	OFF	OFF
G3	OFF	OFF	Mechanical off	ON	OFF	OFF	OFF	OFF

## SMBus Block Diagram



## Group Name Description

INT: Stuff when use internal clock generator  
EXT: Stuff when use external clock generator  
DNI: DO NOT INSTALL  
KBC: Stuff when use external KBC  
IMC: Stuff when use internal EC  
A11: Resistors marked with "A11" is only for SB800A11 ONLY.



MICRO-STAR INT'L CO.,LTD




MS-168x

Size  
Custom



Document Description  
SMBUS BLOCK

Rev  
0A

Date: Tuesday, March 23, 2010 Sheet 6 of 52






[CheckList] If the I/O device does not support the CTLIN1 pair, pull up 51ohm

[illegible]







# PROCESSOR POWER AND GROUND








DDR3SODIMM-204PS\_BLACK+H-F4



MICRO-STAR INT'L CO.,LTD

MS-168x

Size	Document Description	Rev
C	DDR3 SO-DIMM-B	0A
Date: Wednesday, May 05, 2010		Sheet 12 of 52



**MICRO-STAR INT'L CO.,LTD**

**MS-168x**


Size  
B

	Document Description
--	----------------------

**RS880M-HT**Rev  
0A

Date: Tuesday, March 30, 2010

Sheet 13 of 52



PEG\_RXN[15:8] << PEG\_RXN[15:8] 23  
PEG\_RXP[15:8] << PEG\_RXP[15:8] 23  
PEG\_TXP[15:8] >> PEG\_TXP[15:8] 23  
PEG\_TXN[15:8] >> PEG\_TXN[15:8] 23

#### RS880M Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1



Keep the impedance of PCIE lane to 85ohm +/-15%  
Including the A-link



All PCIE lane shou route 8" max for Gen2 connector and max 12" for Gen2 on board devices  
Guam has the Lasso lane over 8" due to the large board, should use shorter lasso calbe for Guam.  
Customer need to follow the MBDG.




**MICRO-STAR INT'L CO.,LTD**

**MS-168x**

Size B	Document Description <b>RS880M-PCIE</b>	Rev 0A
Date: Monday, April 12, 2010	Sheet 14 of 52	






RS880M POWER TABLE

PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDL18	+1.8V
IOPLLVD18	+1.8V	VDDL33	NC




[CheckList] VDDHT can share with VDDC


[CheckList] VDDHTRX can share with VDDC

[CheckList] VDDPCIE can share with VDDC











**NOTE:** The 0R serial resistor on SB CLK pair must share Pad with the serial resistor close to U800






SB_GPP	DEVICE	CLKREQ#
GFX_CLK	MXM3.0	CLK_REQG#
0	EXPRESS	0
1	PE0	1
2	PE2	2
3	LAN	3
4	PE1	4
5	X4DT	5
6	PE3	6
7	USB3.0	7
8	1394	8

**MS-168x**


Size Custom	Document Description <b>SB820-PCIE/PCI/CPU/LPC/CLK</b>	Rev 0A
Date: Wednesday, May 05, 2010		Sheet 18 of 52

[CheckList] TEST0-2 has internal 10K PD.

[CheckList] THERMTRIP# has internal 10K PU.




[CheckList] Applicable to MII Interface only





SATA trace should use only 1via on the trace. customers can use 2vias with GND via within 150mils of signal via as long as they can ensure that their platform meets SATA logo requirements. Return loss is expected to get affected with 2 vias. AMD platforms are validated with one via only





SATA PORTS DISTRIBUTION:  
0, - 2.5 INCH DISK DRIVER  
1, SATA ODD  
2, - 2.5 INCH DISK DRIVER  
3, eSATA  
4 & 5, NOT USED




PLACE SATA CAL  
RES VERY CLOSE  
TO BALL OF U600

SATA\_CALRP:  
SB8xx A11: 800-? 1% resistor to GND.  
SB8xx A12: 1K-? 1% resistor to GND.



To meet SB800 SCL1.02:  
DNI SATA XTAL circuit's parts



U7B

SB800  
Part 2 of 5



FLASH

SERIAL ATA


HW MONITOR

SPI ROM

SB800 A11



Connect C7 and D8, then go to GND directly.



MICRO-STAR INT'L CO.,LTD

MS-168x

Size Custom	Document Description SB820-SATA/IDE/SPI/HWM	Rev 0A
Date: Monday, April 12, 2010	Sheet 20	of 52

**MS-168x**

### Current Description

Custom	<b>SB820-POWER</b>
--------	--------------------


Date: Wednesday, May 05, 2010

Rev

52



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED	H,H = Reserved	H,L = SPI ROM
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT		
PULL LOW	PERFORMANCE MODE	FORCE PCIE Gen1	Watchdog Timer Disabled	IGNORE DEBUG STRAP	FUSION CLOCK MODE	EC DISABLED	CLKGEN DISABLED	L,H = LPC ROM (Default)	L,L = FWH ROM
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT		


PCI\_CLK1(SMSC\_CLK)-->SB820M: Only provision for pull-down is required, not installed by default--checklist  
[Fuqun] GPIO199 NC in checklist  
[Fuqun] PCI\_CLK4 high or low?

SB PCIE EEPROM STRAPS



SB800 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]


DEBUG STRAPS



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT

PCI23/24/26/27 have internal pull high 15kohm,But PCI25?  
Why PCI28/29 pull high?








	M92-S2	PARK-S3
R210	X	-
R195	X	-
R208	X	-
C659	X	-
C658	X	-
C512	X	-
C662	X	-
C661	X	-
C660	X	-
R197	X	-
R356	X	-
C665	X	-
C664	X	-
C663	X	-
R406	X	-
R404	X	-
R402	X	-

For PARK-S3: Install all components in this Box INCLUDING Decoupling caps and Bead connecting to DPC\_VDD18#


For M92-S2: DO NOT Install any Component in this Box.



**Note:1**  
For M9x-S2/S3 XO\_IN and XO\_IN2 Pins are NC, can be grounded  
For Park-S3: XO\_IN and XO\_IN2 can be use as 3.3V CLK Input. These points can be grounded if not in use.

**Check 1.8VRUN and VDD3 Sequence**  
For Park-S3 : Stuff R443  
For M92-S2 : Stuff R451

### LVDS Interface





28 MDA[63..0] << MDA[63..0]

28 MAA[13..0] << MAA[13..0]

28 A\_BA0 << A\_BA0

28 A\_BA1 << A\_BA1

28 A\_BA2 << A\_BA2

28 DQMA#[7..0] << DQMA#[7..0]

28 QSA#[7..0] >> QSA#[7..0]

28 QSA#[7..0] >> QSA#[7..0]

28 CLKA1# <<< CLKA1#

28 CLKA1# <<< CLKA1#

28 CLKA0 <<< CLKA0

28 CLKA0# <<< CLKA0#

28 RASA0# <<< RASA0#

28 RASA1# <<< RASA1#

28 CASA0# <<< CASA0#

28 CASA1# <<< CASA1#

28 CSA0#\_0 <<< CSA0#\_0

28 CSA1#\_0 <<< CSA1#\_0

28 CKEA0 <<< CKEA0  
28 CKEA1 <<< CKEA1

28 WEA0# <<< WEA0#  
28 WEA1# <<< WEA1#


	M92-S2	PARK-S3
R419	X	-
R421	-	X

Note: 2

The diagram shows a circuit with two resistors, R129 and R133, connected in parallel. R129 is labeled X\_150R1%0402 and R133 is labeled 240R1%0402. Both resistors are connected to a common output line labeled DPC\_CALR. The circuit is grounded.

PLACE MVREF DIVIDERS  
AND CAPS CLOSE TO ASIC

	M92-S2	PARK-S3
R234	X	-
R181	X	-
R230	X	-



	M92-S2	PARK-S3
R428	-	X
R226	-	X

<b>DIVIDER RESISTORS</b>	<b>DDR3</b>
<b>MVREF TO 1.5V (Ra)</b>	<b>43R</b>
<b>MVREF TO GND (Rb)</b>	<b>100R</b>

U2IC		Interface				
MDA0	K27	DQA.0	K17	MAA0	K17	MAA0
MDA1	J29	DQA.1		MAA.1	J20	MAA1
MDA2	H30	DQA.2		MAA.2	H23	MAA2
MDA3	H32	DQA.3		MAA.3	G23	MAA3
MDA4	G39	DQA.4		G34	G24	MAA4
MDA5	F28	DQA.5		MAA.4	H24	MAA5
MDA6	F32	DQA.6		MAA.5	J19	MAA6
MDA7	F30	DQA.7		K19	K19	MAA7
MDA8	C30	DQA.8		MAA.7	J14	MAA8
MDA9	F27	DQA.9		MAA.8	K14	MAA9
MDA10	A28	DQA.10		J11	J11	MAA10
MDA11	E27	DQA.11		MAA.10	J13	MAA11
MDA12	E27	DQA.11		H11	H11	MAA12
MDA13	D12	DQA.12		MAA.12	H12	MAA13
MDA14	G26	DQA.13		MAA.13	MAA.13BA2	MAA14
MDA15	D26	DQA.14		M16	M16	A BA
MDA16	F25	DQA.15		M15	L15	A BA1
MDA16	A25	DQA.16				
MDA17	C25	DQA.17				
MDA18	E25	DQA.17		DOMA.0	E32	DOMA#0
MDA19	D24	DQA.18		E30	E30	DOMA#1
MDA20	E23	DQA.19		A21	A21	DOMA#2
MDA21	F23	DQA.20		DOMA.2	E13	DOMA#3
MDA22	D22	DQA.21		DOMA.3	D12	DOMA#4
MDA23	F21	DQA.22		DOMA.4	D12	DOMA#5
MDA24	E21	DQA.23		DOMA.5	E13	DOMA#6
MDA25	D20	DQA.24		DOMA.6	F4	DOMA#7
MDA26	F19	DQA.25				
MDA27	A19	DQA.26		RDOSA.0	H28	QSA0
MDA28	D18	DQA.27		RDOSA.1	L27	QSA1
MDA29	F17	DQA.28		A23	A23	QSA2
MDA30	C17	DQA.29		E19	E19	QSA3
MDA31	A17	DQA.30		D10	E15	QSA5
MDA32	E17	DQA.31		RDOSA.5	D10	QSA5
MDA33	D16	DQA.32		D6	D6	QSA6
MDA34	F15	DQA.33		G5	G5	QSA7
MDA35	A15	DQA.34				
MDA36	D14	DQA.35		WDOSA.0	H27	QSA#0
MDA37	F13	DQA.36		WDOSA.1	A27	QSA#1
MDA38	A13	DQA.37		WDOSA.2	C23	QSA#2
MDA39	C13	DQA.38		WDOSA.3	C19	QSA#3
MDA40	E11	DQA.39		WDOSA.4	C15	QSA#4
MDA41	A11	DQA.40		WDOSA.5	E9	QSA#5
MDA42	C11	DQA.41		WDOSA.6	C5	QSA#6
MDA43	F11	DQA.42		WDOSA.7	H4	QSA#7
MDA44	A8	DQA.43				
MDA45	C8	DQA.44		ODTA0	L18	ODTA0
MDA46	F8	DQA.45		ODTA1	K16	ODTA1
MDA47	D8	DQA.46				
MDA48	E7	DQA.47		CLKA0	H26	CLKA0
MDA49	A7	DQA.48		H25	H25	CLKA0#
MDA50	G7	DQA.49				
MDA51	E7	DQA.50		CLKA1	G9	CLKA1
MDA52	F7	DQA.51		CLKA1B	H9	CLKA1#
MDA53	E5	DQA.52				
MDA54	E5	DQA.53		RSABA0	G22	RSABA0
MDA55	C3	DQA.54		RSABA1B	G17	RSABA1#
MDA56	G7	DQA.55				
MDA57	G6	DQA.56		CASA0B	G19	CASA0B
MDA58	C1	DQA.57		CASA1B	G16	CASA1#
MDA59	G3	DQA.58				
MDA60	J6	DQA.59		CSA0B.0	H22	CSA0B.0
MDA61	J3	DQA.60		CSA0B.1	J22	
MDA62	J3	DQA.61				
MDA63	J5	DQA.62		CSA1B.0	G13	CSA1B.0
		DQA.63		CSA1B.0	K13	

```
route 50ohms
single-ended/100ohms diff
and keep short

Use this option ONLY
for Park-S3
```

	M92-S2	PARK-S3
C568	R=0ohm	C=0.1U
C341	R=0ohm	C=0.1U
R423	R=4.7k	R=51.1ohm
R227	R=4.7k	R=51.1ohm

QSA#[7..0]	QSA#[7..0]	28
QSA[7..0]	QSA[7..0]	28
QSA#[7..0]	QSA#[7..0]	28
QSA[7..0]	QSA[7..0]	28
ODTA0	ODTA0	28
ODTA1	ODTA1	28

	M92-S2	PARK-S
R247	X	-
R246	X	-


Do not Install for M9X-S2/S3

INSTALL for Park-S3 to save power in auto refresh mode

```

1 : Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.
2 : For M9X-S2/S3, J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.
   For Park-S3, K7 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CA
3 : For M9X-92/93, K7 Pin (NC_MEM_CALR1P) is NOT connected.
   For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN signal at AF24

```



```


** This basic topology should be used for DRAM_RST for
DDR3/GDDR3/GDDR5. These Capacitors and Resistor vvalues
are an example only. The Series R and || Cap values
will depend on the DRAM load and will have to be
calculated for different Memory ,DRAM Load and board
to pass Reset Signal Spec.

```

Designator	For M9X-S2 and M93-S3	For Park-S3
R425	DNI	10K
R427	0R/Short	680R
R430	2.2K	DNI
C571	2.2nF	68pF




See Databook and Application note table for Voltage and Current requirements for each individual rail.




NOTE:4: Do not Install for M9X-S2/S3. INSTALL ONLY for PARK-S3. Other Notes can be apply as well.

# RANK1: 256MB/ 512MB DDR3





**For M9X-S2/S3 with DDR3: Support MAA12-MAA0 Address or 64MX16 DDR3. MAA13 is NC**  
**For PARK-S3 with DDR3: Support MAA13-MAA0 Address or 128MX16 DDR3.**

## PIN STRAPS



GPIO\_5\_AC\_BATT is an optional input which allows the system to request (AC) performance mode or battery mode operation.  
AC (Performance mode) = H  
Battery saving mode = L




## CONFIGURATION STRAPS

PIN	M92-S2 LP	PARK LP S3	DESCRIPTION OF DEFAULT SETTINGS
GPIO0	1		GPIO=0 50% TX output swing GPIO=1 Full TX output swing
GPIO1	1		GPIO=0 TX de-emphasis disabled GPIO=1 TX de-emphasis enabled
GPIO2	1		GPIO=0 Advertises the PCIe device as 2.5 GT/S capable at power -on GPIO=1 Advertises the PCIe device as 5 GT/S capable at power -on
GPIO9	0		GPIO=0 VGA controller capacity enabled. GPIO=1 The device will not be recognized as the system's VGA controller.
VSYNC_DAC2	0		GPIO=0 Driver would ignore the value sampled on DVPDATA_20 during reset.
GPIO22	0		GPIO=0 not used external BIOS ROM GPIO=1 if used


PIN	M92-S2 LP	PARK LP S3	DESCRIPTION OF DEFAULT SETTINGS
GPIO 13 GPIO 12 GPIO 11	0 0 1		0 0=128 MB 0 0 1=256 MB 0 1 0=64 MB

PIN	M92-S2 LP	PARK LP S3	DESCRIPTION OF DEFAULT SETTINGS
VGA_HSYNC# VGA_VSYNC#	1 1		0 0=No audio function 0 1=Audio for display port only 1 0=Audio for display port and HDMI if dongle is detected 1 1=Audio for both displayport and HDMI


DVPDATA19	DVPDATA21	DVPDATA2	DVPDATA0	MEM_TYPE
0	0	0	0	Hynix 64Mx16 DDR3 (M12-5TQ1G25-H23)
0	0	0	1	Samsung 64Mx16 DDR3 (M12-K4W1G85-S02)
0	0	1	0	
0	0	1	1	

 <b>MICRO-STAR INT'L CO.,LTD.</b>	
<b>Title</b> <b>M92/Pak-Sx (Straps &amp; Thermal)</b>	
<b>Size</b> <b>B</b>	<b>Document Number</b> <b>MS-145X</b>
<b>Date:</b> Tuesday, May 04, 2010	<b>Rev</b> 10 <b>Sheet</b> 29 <b>of</b> 52










## LVDS POWER 3.3V



## Hall Switch







**MICRO-STAR INT'L CO.,LTD**

**MS-168x**

Size	Document Description	Rev
B	HDMI	0A
Date: Wednesday, May 05, 2010	Sheet 32 of 52	






**MICRO-STAR INT'L CO.,LTD**

**MS-168x**


Size	Document Description	Rev
Custom	<b>USB and ESATA</b>	0A
Date: Wednesday, May 05, 2010		Sheet 33 of 52



## Card Reader controller



ENE UB6250 USB20 Flash Card Reader Controller						
Pins for SD, MMC, MS, and xD memory cards						
Name	No	I/O	XD	SD	MMC	MS
xDcCeZ	7	O	xD card EN			
xDClE	23	O	xD CMD latch EN			
xDAlE	24	O	xD ADDR latch EN			
xDBSyZ	22	B	xD Ready/busy	SD clock	MMC CMD/response	MS serial clock
xDData0	17	B	xD D0	SD D0	MMC D0	MS D0
xDData1	18	B	xD D1	SD D1	MMC D1	MS D1
xDData2	20	B	xD D2	SD D2	MMC D2	MS D2
xDData3	21	B	xD D3	SD D3	MMC D3	MS D3
xDData4	19	B	xD D4		MMC D4	MS D4
xDData5	4	B	xD D5		MMC D5	MS D5
xDData6	5	B	xD D6		MMC D6	MS D6
xDData7	6	B	xD D7		MMC D7	MS D7
xDWeZ	3	B	xD W EN	SD WP		MS Busy
xDReZ	25	O	xD R EN			
xDWpZ	32	O	xD WP			
SDcCdZ	26	I		SD CD	MMC CD	
xDcCdZ	27	I	xD CD			MS CD



**MICRO-STAR INT'L CO.,LTD**

**MS-168x**

Size	Custom
------	--------


current Description  
**UB6250**

Rev  
0A


Date: Wednesday, May 05, 2010

Sheet 35 of 52




## SATA HDD



## SATA ODD






MICRO-STAR INT'L CO.,LTD			
MS-168x			
Size	Document Description	Rev	
Custom	HDD/ODD/NEW CARD	0A	
Date: Wednesday, April 21, 2010		Sheet	36 of 52



Speaker wire length is less than 20cm


```
| 20 mil trace width is required for 4ohm loading  - - - - -
| 10 mil trace width is required for 8ohm loading
| the trace length/ Speaker wire length of SPKL+/L-/R+/R- is same
| as possible as you can.
```









	LED7 SW7	LED8 SW8	LED9 SW9	LED10 SW10
1453	Stuff	Nostuff	Discreate	UMA
1454	Stuff	Nostuff	P1	IE
OEM	Stuff	P1	Wireless	Camera


Stuff for CHANNEL ————

Stuff for OEM ————






## WLAN CARD



## BLUETOOTH AND WLAN




MS-3870 COLAY MS-3801









Adapter= 65W  
Adapter input voltage set 19 Voltage 3.2 Amps





ENCHG-2P	PRE_CHG	ENCHG	charge status	charge current
0	1	1	Pre-charge	220 mA
1	0	1	3S2P-Fast charge	2.2A
0	0	1	3S3P-Fast charge	3.5 A
X	X	0	STOP CHARGE	0









MICRO-STAR INT'L CO.,LTD



MS-1457

Size Custom	Document Description <b>NB SB CORE PWR</b>	Rev 0A
Date: Wednesday, May 05, 2010	Sheet 46 of 52	





Resistors value is depend on GPU type

MAX 2.5A




Maximum 2A




MSI CORPORATION			
Title			
M92/Pak Power			
Size	Document Number		Rev
B	MS-1457		A
Date:	Wednesday, May 05, 2010	Sheet	48 of 52




## M92 Power on Sequence




## PARK Power on Sequence
















## M92 Power down Sequence




## PARK Power down Sequence








## Single ended



## Differential signal



**MICRO-STAR INT'L CO.,LTD**

**MS-168x**

Size	Document Description	Rev
B	EMI	0A
Date: Monday, March 29, 2010	Sheet 52 of 52	